SN74LVTH245A - 3.3-V ABT Octal Bus Transceivers With 3-State Outputs

These octal bus transceivers are designed specifically for low-voltage (3.3-V) V_CC operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices are designed for asynchronous communication between data buses. They transmit data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE)\ input can be used to disable the devices so the buses are effectively isolated.

To ensure the high-impedance state during power up or power down, OE\ should be tied to V_CC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

These devices are fully specified for hot-insertion applications using I_off and power-up 3-state. The I_off circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

Products containing the "SN74LVTH245A" keyword are: SN74LVTH245ADB , SN74LVTH245ADBLE , SN74LVTH245ADBR , SN74LVTH245ADBR , SN74LVTH245ADBR LXH245A , SN74LVTH245ADBRG4 , SN74LVTH245ADBRG4 , SN74LVTH245ADW , SN74LVTH245ADW , SN74LVTH245ADWG4 , SN74LVTH245ADWR , SN74LVTH245ADWR , SN74LVTH245ADWRE4 , SN74LVTH245ADWRE4 , SN74LVTH245ADWRG4 , SN74LVTH245ADWRG4 , SN74LVTH245ADWRTI , SN74LVTH245AGQNR , SN74LVTH245AIPWREP , SN74LVTH245AIPWREP

• Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_CC)
• Typical V_OLP (Output Ground Bounce)
     <0.8 V at V_CC = 3.3 V, T_A = 25°C
• Support Unregulated Battery Operation Down to 2.7 V
• I_off and Power-Up 3-State Support Hot Insertion
• Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
• Latch-Up Performance Exceeds 500 mA Per JESD 17
• ESD Protection Exceeds JESD 22
  • 2000-V Human-Body Model (A114-A)
  • 200-V Machine Model (A115-A)