The SN74LV595A is an 8-bit shift register designed for 2-V to 5.5-V VCC operation.
This device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift and storage register. The shift register has a direct overriding clear (SRCLR) input, serial (SER) input, and a serial output for cascading. When the output-enable (OE) input is high, all outputs except QH' are in the high-impedance state.
Both the shift register clock (SRCLK) and storage register clock (RCLK) are positive-edge triggered. If both clocks are connected together, the shift register always is one clock pulse ahead of the storage register.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
The device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
Status | ACTIVE |
SubFamily | Shift register |
Technology Family | LV-A |
VCC | 5.5 |
Bits | 8 |
Voltage | 2.5^3.3^5 |
F @ nom voltage | 70 |
ICC @ nom voltage | 0.02 |
tpd @ Nom Voltage | 24.1^20.2^14.1 |
3-state output | Yes |
Rating | Automotive |
Operating temperature range | -40 to 125 |
Package Group | TSSOP|16 |
Package size: mm2:W x L (PKG) | [pf]16TSSOP[/pf]: 22 mm2: 4.4 x 5 (TSSOP|16) |
Approx. price | 0.31 | 1ku |