The SN74HC165 is an 8-bit parallel-load shift register that, when clocked, shift the data toward a serial (QH) output. Parallel-in access to each stage is provided by eight individual direct data (A-H) inputs that are enabled by a low level at the shift/load (SH/LD) input. The SN74HC165 also features a clock-inhibit (CLK INH) function and a complementary serial (QH) output.
Clocking is accomplished by a low-to-high transition of the clock (CLK) input while SH/LD is held high and CLK INH is held low. The functions of CLK and CLK INH are interchangeable. Since a low CLK and a low-to-high transition of CLK INH also accomplish clocking, CLK INH should be changed to the high level only while CLK is high. Parallel loading is inhibited when SH/LD is held high. While SH/LD is low, the parallel inputs to the register are enabled independently of the levels of the CLK, CLK INH, or serial (SER) inputs.
Status | ACTIVE |
SubFamily | Shift register |
Technology Family | HC |
VCC | 6 |
Bits | 8 |
Voltage | 5 |
F @ nom voltage | 28 |
ICC @ nom voltage | 0.08 |
tpd @ Nom Voltage | 38 |
3-state output | No |
Rating | Automotive |
Operating temperature range | -40 to 125 |
Package Group | SOIC|16 |
Package size: mm2:W x L (PKG) | [pf]16SOIC[/pf]: 59 mm2: 6 x 9.9 (SOIC|16) |
Approx. price | 0.13 | 1ku |