SN74ALS112A - Dual J-K Negative-Edge-Triggered Flip-Flops With Clear and Preset

These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the preset () or clear () inputs sets or resets the outputs, regardless of the levels of the other inputs. When and are inactive (high), data at the J and K inputs meeting the setup-time requirements is transferred to the outputs on the negative-going edge of the clock pulse (CLK). Clock triggering occurs at a voltage level and is not directly related to the fall time of the clock pulse. Following the hold-time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.

The SN54ALS112A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS112A is characterized for operation from 0°C to 70°C.

 

Products containing the "SN74ALS112A" keyword are: SN74ALS112AD , SN74ALS112AD , SN74ALS112ADR , SN74ALS112ADR , SN74ALS112ADRG4 , SN74ALS112AN , SN74ALS112AN , SN74ALS112AN3 , SN74ALS112ANS , SN74ALS112ANSE4 , SN74ALS112ANSR , SN74ALS112ANSR

• Fully Buffered to Offer Maximum Isolation From External Disturbance
• Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs