CD4508B - CMOS Dual 4-Bit Latch

CD4508B dual 4-bit latch contains two identical 4-bit latches with separate STROBE, RESET, and OUTPUT DISABLE control. With the STROBE line in the high state, the data on the "D" inputs appear at the corresponding "Q" outputs provided the DISABLE line is in the low state. Changing the STROBE line to the low state locks the data into the latch. A high on the reset line forces the outputs to a low level regardless of the state of the STROBE input. The outputs are forced to the high-impedance state for bus line applications by a high level on the DISABLE input.

The CD4508B types are supplied in 24-lead hermetic dual-in-line ceramic packages (F3A suffix), 24-lead dual-in-line plastic packages (E suffix), 24-lead small-outline packages (M, M96, and NSR suffixes), and 24-lead thin shrink small-outline packages (PW and PWR suffixes).

The CD4508B is similar to industry type MC14508.

Products containing the "CD4508B" keyword are: CD4508B , CD4508BD , CD4508BD/3 , CD4508BD3 , CD4508BE , CD4508BEE4 , CD4508BEG4 , CD4508BEX , CD4508BF , CD4508BF/3 , CD4508BF3A , CD4508BFX , CD4508BM , CD4508BM , CD4508BM96 , CD4508BM96 , CD4508BME4 , CD4508BME4 , CD4508BNSR , CD4508BNSR

• Two independent 4-bit latches
• Individual master reset for each 4-bit latch
• 3-state outputs with high-impedance state for bus line applications
• Medium-speed operation: t_PHL = t_PLH = 70 ns (typ.) at V_DD = 10 V and C_L = 50 pF
• 100% tested for quiescent current at 20 V
• 5-V, 10-V, and 15-V parametric ratings
• Standardized, symmetrical output characteristics
• Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
• Noise margin (full package-temperature range) =
          1 V at V_DD = 5 V
          2 V at V_DD = 10 V
       2.5 V at V_DD = 15 V
• Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of ’B’ Series CMOS Devices"
• Applications:
  • Buffer storage
  • Holding registers
  • Data storage and multiplexing