This single positive-edge-triggered D-type flip-flop is designed for 1.65-V to 5.5-V VCC operation.
When data at the data (D) input meets the setup time requirement, the data is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the level at the output.
NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
Products containing the "SN74LVC1G80" keyword are: SN74LVC1G80DBVR , SN74LVC1G80DBVR , SN74LVC1G80DBVRE4 , SN74LVC1G80DBVRE4 , SN74LVC1G80DBVRG4 , SN74LVC1G80DBVRG4 , SN74LVC1G80DBVT , SN74LVC1G80DBVT , SN74LVC1G80DBVTG4 , SN74LVC1G80DBVTG4 , SN74LVC1G80DCK6 , SN74LVC1G80DCKR , SN74LVC1G80DCKR , SN74LVC1G80DCKRE4 , SN74LVC1G80DCKRE4 , SN74LVC1G80DCKRG4 , SN74LVC1G80DCKRG4 , SN74LVC1G80DCKT , SN74LVC1G80DCKT , SN74LVC1G80DCKTG4Status | ACTIVE |
SubFamily | D-type flip-flop |
Technology Family | LVC |
VCC | 5.5 |
Bits | 1 |
Voltage | 1.8^2.5^3.3^5 |
F @ nom voltage | 150 |
ICC @ nom voltage | 0.01 |
tpd @ Nom Voltage | 9.1^6^4.2^3.8 |
3-state output | No |
Rating | Catalog |
Operating temperature range | -40 to 125 |
Package Group | DSBGA|5 |
Package size: mm2:W x L (PKG) | See datasheet (DSBGA) |
Approx. price | 0.07 | 1ku |