CD4081B - CMOS Quad 2-Input AND Gate

CD4073B, CD4081B and CD4082B AND gates, provide the system designer with direct implementation of the AND function and supplement the existing family of CMOS gates.

The CD4073B, CD4081B, and CD4082B types are supplied in 14-lead hermetic dual-in-line ceramic packages (F3A suffix), 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline packages (M, MT, M96, and NSR suffixes), and 14-lead thin shrink small-outline packages (PW and PWR suffixes).

Products containing the "CD4081B" keyword are: CD4081B , CD4081BCJ , CD4081BCM , CD4081BCM(NARROW) , CD4081BCMX , CD4081BCMX(HSMRKD) , CD4081BCMXP , CD4081BCN , CD4081BD , CD4081BD CD4081BP CD4081 , CD4081BD CD4081BP CD4081BM CD4081BE HEF4081 , CD4081BD/3 , CD4081BD/CD4081BE , CD4081BDM , CD4081BDMSR , CD4081BE , CD4081BE , CD4081BE CD4081BD CD4081 , CD4081BE CD4081BD CD4081BP CD4081BM HEF4081 , CD4081BE/MC14081PP

• Medium-Speed Operation - t_PLH, t_PHL = 60 ns (typ.) at V_DD = 10 V
• 100% tested for quiescent current at 20 V
• Maximum input current of 1 µA at 18 V over full package-temperature range: 100 nA at 18 V and 25°C
• Noise margin (full package-temperature range) =
  • 1 V at V_DD = 5 V
  • 2 V at V_DD = 10 V
  • 2.5 V at V_DD = 15 V
• Standardized, symmetrical output characteristics
• 5-V, 10-V, and 15-V parametric ratings
• Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

CD4073B Triple 3-Input AND Gate
CD4081B Quad 2-Input AND Gate
CD4082B Dual 4-Input AND Gate
Data sheet acquired from Harris Semiconductor