ADC11DV200 - Dual-Channel, 11-Bit, 200MSPS Analog-to-Digital Converter (ADC)

The ADC11DV200 is a monolithic analog-to-digital converter capable of converting two analog input signals into 11-bit digital words at rates up to 200 Mega Samples Per Second (MSPS). The digital output mode is selectable and can be either differential LVDS or CMOS signals. This converter uses a differential, pipelined architecture with digital error correction and an on-chip sample-and-hold circuit to minimize die size and power consumption while providing excellent dynamic performance. A unique sample-and-hold stage yields a full-power bandwidth of 900MHz. Fabricated in core CMOS process, the ADC11DV200 may be operated from a single 1.8V power supply. The ADC11DV200 achieves approximately 10.06 effective bits at Nyquist and consumes just 280mW at 170MSPS in CMOS mode 450mW at 200MSPS in LVDS mode. The power consumption can be scaled down further by reducing sampling rates.

Products containing the "ADC11DV200" keyword are: ADC11DV200CISQ , ADC11DV200CISQ/NOPB , ADC11DV200CISQ/NOPB , ADC11DV200CISQE , ADC11DV200CISQE/NOPB , ADC11DV200CISQE/NOPB , ADC11DV200CISQX/NOPB , ADC11DV200CISQX/NOPB , ADC11DV200EB , ADC11DV200EB/NOP , ADC11DV200EB/NOPB , ADC11DV200EB/NOPB

• Single 1.8V Power Supply Operation.
• Power Scaling with Clock Frequency.
• Internal Sample-and-Hold.
• Internal or External Reference.
• Power Down Mode.
• Offset Binary or 2's Complement Output Data Format.
• LVDS or CMOS Output Signals.
• 60-Pin WQFN Package, (9x9x0.8mm, 0.5mm Pin-Pitch)
• Clock Duty Cycle Stabilizer.
• IF Sampling Bandwidth > 900MHz.

Key Specifications

• Resolution: 11 Bits
• Conversion Rate: 200 MSPS
• ENOB: 10.06 bits (typ) @Fin=70 MHz
• SNR: 62.5 dBFS (typ) @Fin=70 MHz
• SINAD: 62.3 dBFS (typ) @Fin=70 MHz
• SFDR: 82 dBFS (typ) @Fin=70 MHz
• LVDS: Power 450 mW (typ) @Fs=200 MSPS
• CMOS: Power 280 mW (typ) @Fs=170 MSPS
• Operating Temp. Range: −40°C to +85°C.

All trademarks are the property of their respective owners.