The TLC555 is a monolithic timing circuit fabricated using the TI LinCMOS™ process. The timer is fully compatible with CMOS, TTL, and MOS logic, and operates at frequencies up to 2 MHz. Because of its high input impedance, this device uses smaller timing capacitors than those used by the NE555. As a result, more accurate time delays and oscillations are possible. Power consumption is low across the full range of power-supply voltage.
Like the NE555, the TLC555 has a trigger level equal to approximately one-third of the supply voltage and a threshold level equal to approximately two-thirds of the supply voltage. These levels can be altered by use of the control voltage terminal (CONT). When the trigger input (TRIG) falls below the trigger level, the flip-flop is set and the output goes high. If TRIG is above the trigger level and the threshold input (THRES) is above the threshold level, the flip-flop is reset and the output is low. The reset input (RESET) can override all other inputs and can be used to initiate a new timing cycle. If RESET is low, the flip-flop is reset and the output is low. Whenever the output is low, a low-impedance path is provided between the discharge terminal (DISCH) and GND. All unused inputs must be tied to an appropriate logic level to prevent false triggering.
Products containing the "TLC555" keyword are: TLC555 , TLC5551 , TLC5551P , TLC555C , TLC555CD , TLC555CD , TLC555CDD , TLC555CDG4 , TLC555CDG4 , TLC555CDR , TLC555CDR , TLC555CDR G4 , TLC555CDR G4 TI , TLC555CDRG4 , TLC555CDRG4 , TLC555CDRG4/SOP , TLC555CDRTLC555CDR , TLC555CJG , TLC555CP , TLC555CPStatus | ACTIVE |
SubFamily | Timers |
Frequency | 2.1 |
VCC | 15 |
Iq | 250 |
Rating | Catalog |
Operating temperature range | -40 to 125 |
Package Group | PDIP|8 |
Package size: mm2:W x L (PKG) | See datasheet (PDIP) |
Approx. price | 0.22 | 1ku |