The LMK04832 is an ultra-high performance clock conditioner withJEDEC JESD204B support and is also pin compatible with the LMK0482x family of devices.
The 14 clock outputs from PLL2 can be configured to drive seven JESD204B converters orother logic devices using device and SYSREF clocks. SYSREF can be provided using both DC and ACcoupling. Not limited to JESD204B applications, each of the 14 outputs can be individuallyconfigured as high performance outputs for traditional clocking systems.
The LMK04832 can be configured for operation in dual PLL, single PLL, or clockdistribution modes with or without SYSREF generation or reclocking. PLL2 may operate with eitherinternal or external VCO.
The high performance combined with features like the ability to trade off between powerand performance, dual VCOs, dynamic digital delay, and holdover make the LMK04832 ideal forproviding flexible high performance clocking trees.
Products containing the "LMK04832" keyword are: LMK04832EVM , LMK04832EVM , LMK04832NKDR , LMK04832NKDR , LMK04832NKDT , LMK04832NKDTAll trademarks are the property of their respective owners.
Status | ACTIVE |
SubFamily | Dual/cascaded PLL |
Number of outputs | 14 |
Output level | CML^HSDS^LCPECL^LVCMOS^LVDS^LVPECL |
Output frequency | 3250 |
Input level | |
RMS jitter | 0.047 |
VCO frequency | 3205 |
Supply Voltage | 3.45 |
Features | Holdover mode^JESD204B SYSREF Generation^Manual/auto switch^SPI |
Rating | Catalog |
Operating temperature range | -40 to 85 |
Package Group | WQFN|64 |
Package size: mm2:W x L (PKG) | [pf]64WQFN[/pf]: 81 mm2: 9 x 9 (WQFN|64) |
Approx. price | 17.00 | 1ku |