These monolithic, positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct clear input, and the '175, 'LS175, and 'S175 feature complementary outputs from each flip-flop.
Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.
These circuits are fully compatible for use with most TTL circuits.
Products containing the "SN74S175" keyword are: SN74S175D , SN74S175D , SN74S175J , SN74S175J. , SN74S175N , SN74S175N , SN74S175NE4 , SN74S175NG4 , SN74S175NS , SN74S175NSR , SN74S175NSR , SN74S175NSRE4 , SN74S175NSRG4 , SN74S175NSRG4Status | ACTIVE |
SubFamily | D-type flip-flop |
Technology Family | S |
VCC | 5.25 |
Bits | 4 |
Voltage | 5 |
F @ nom voltage | 50 |
ICC @ nom voltage | 96 |
tpd @ Nom Voltage | 17 |
3-state output | No |
Rating | Catalog |
Operating temperature range | 0 to 70 |
Package Group | PDIP|16 |
Package size: mm2:W x L (PKG) | See datasheet (PDIP) |
Approx. price | 1.00 | 1ku |