The HC73 and CD74HCT73 utilize silicon gate CMOS technology to achieve operating speeds equivalent to LSTTL parts. They exhibit the low power consumption of standard CMOS integrated circuits, together with the ability to drive 10 LSTTL loads.
These flip-flops have independent J, K, Reset and Clock inputs and Q and Q\ outputs. They change state on the negative-going transition of the clock pulse. Reset is accomplished asynchronously by a low level input. This device is functionally identical to the HC/HCT107 but differs in terminal assignment and in some parametric limits.
The HCT logic family is functionally as well as pin compatible with the standard LS logic family.
Products containing the "CD74HCT73" keyword are: CD74HCT73E , CD74HCT73E , CD74HCT73EE4 , CD74HCT73EE4 , CD74HCT73EG4 , CD74HCT73M , CD74HCT73M , CD74HCT73ME4 , CD74HCT73MG4 , CD74HCT73MG4Data sheet acquired from Harris Semiconductor
Status | ACTIVE |
SubFamily | J-K flip-flop |
Technology Family | HCT |
VCC | 5.5 |
Bits | 2 |
Voltage | 5 |
F @ nom voltage | 25 |
ICC @ nom voltage | 0.04 |
tpd @ Nom Voltage | 48 |
3-state output | |
Rating | Catalog |
Operating temperature range | -55 to 125 |
Package Group | PDIP|14 |
Package size: mm2:W x L (PKG) | See datasheet (PDIP) |
Approx. price | 0.24 | 1ku |