The HC112 and HCT112 utilize silicon-gate CMOS technology to achieve operating speeds equivalent to LSTTL parts. They exhibit the low power consumption of standard CMOS integrated circuits, together with the ability to drive 10 LSTTL loads.
These flip-flops have independent J, K, Set, Reset, and Clock inputs and Q and Q\ outputs. They change state on the negative-going transition of the clock pulse. Set and Reset are accomplished asynchronously by low-level inputs.
The HCT logic family is functionally as well as pin-compatible with the standard LS logic family.
Products containing the "CD54HCT112" keyword are: CD54HCT112F , CD54HCT112F3A , CD54HCT112F3A 5962-89702Data sheet acquired from Harris Semiconductor
Status | ACTIVE |
SubFamily | J-K flip-flop |
Technology Family | HCT |
VCC | 5.5 |
Bits | 2 |
Voltage | 5 |
F @ nom voltage | 25 |
ICC @ nom voltage | 0.04 |
tpd @ Nom Voltage | 44 |
3-state output | |
Rating | Military |
Operating temperature range | -55 to 125 |
Package Group | CDIP|16 |
Package size: mm2:W x L (PKG) | See datasheet (CDIP) |
Approx. price |