SN74LVC828A - 10-Bit Buffer/Driver With 3-State Outputs

This 10-bit buffer/bus driver is designed for 1.65-V to 3.6-V V_CC operation.

The SN74LVC828A provides a high-performance bus interface for wide data paths or buses carrying parity.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable (OE1\ or OE2)\ input is high, all ten outputs are in the high-impedance state. The SN74LVC828A provides inverting data at its outputs.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, OE\ should be tied to V_CC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_off. The I_off circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Products containing the "SN74LVC828A" keyword are: SN74LVC828ADBR , SN74LVC828ADBR , SN74LVC828ADBRE4 , SN74LVC828ADBRG4 , SN74LVC828ADGVR , SN74LVC828ADGVR , SN74LVC828ADW , SN74LVC828ADW , SN74LVC828ADWR , SN74LVC828ADWR , SN74LVC828ANSR , SN74LVC828ANSRG4 , SN74LVC828ANSRG4 , SN74LVC828APW , SN74LVC828APW , SN74LVC828APWE4 , SN74LVC828APWR , SN74LVC828APWR , SN74LVC828APWRG4 , SN74LVC828APWT

• Operates From 1.65 V to 3.6 V
• Inputs Accept Voltages to 5.5 V
• Max t_pd of 6.7 ns at 3.3 V
• Typical V_OLP (Output Ground Bounce)
     <0.8 V at V_CC = 3.3 V, T_A = 25°C
• Typical V_OHV (Output V_OH Undershoot)
     >2 V at V_CC = 3.3 V, T_A = 25°C
• Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_CC)
• I_off Supports Partial-Power-Down Mode Operation
• Latch-Up Performance Exceeds 250 mA Per JESD 17
• ESD Protection Exceeds JESD 22
  • 2000-V Human-Body Model (A114-A)
  • 200-V Machine Model (A115-A)
  • 1000-V Charged-Device Model (C101)