CD4572UB Hex Gate provides the system designer with direct implementation of inverter, NAND, and NOR functions and supplements the existing family of CMOS gates.
The CD4572UB devices meet all requirements of JEDEC Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices."
The CD4572UB types are supplied in 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).
Products containing the "CD4572UB" keyword are: CD4572UBE , CD4572UBE , CD4572UBE-CD4572 , CD4572UBEE4 , CD4572UBEE4 , CD4572UBEG4 , CD4572UBF , CD4572UBM , CD4572UBM , CD4572UBM96 , CD4572UBM96E4 , CD4572UBM96E4 , CD4572UBM96G4 , CD4572UBME4 , CD4572UBME4 , CD4572UBMG4 , CD4572UBMG4 , CD4572UBMT , CD4572UBMT , CD4572UBMTE4Status | ACTIVE |
SubFamily | Combination gate |
Technology Family | CD4000 |
VCC | 18 |
Channels | 6 |
Inputs per channel | 2 |
ICC @ nom voltage | 0.06 |
IOL | 6.8 |
IOH | -6.8 |
Input type | |
Output type | |
Features | Standard Speed (tpd > 50ns) |
Data rate | 16 |
Rating | Catalog |
Operating temperature range | -55 to 125 |
Package Group | PDIP|16 |
Package size: mm2:W x L (PKG) | See datasheet (PDIP) |
Approx. price | 0.44 | 1ku |