SN74AVC8T245-Q1 - Automotive Catalog 8-Bit Dual-Supply Bus Transceiver w/ Configurable Voltage Transl., 3-State Output

Updated : 2020-01-09 14:32:29
Description

The SN74AVC8T245-Q1 is an 8-bit noninverting bus transceiver that uses two separateconfigurable power-supply rails. The SN74AVC8T245-Q1 operation is optimimal withVCCA and VCCB set at
1.4 V to 3.6 V. It is operational with VCCA andVCCB as low as 1.2 V. The A port is designed to trackVCCA. VCCA accepts any supply voltage from 1.2 V to3.6 V. The B port is designed to track VCCB. VCCBaccepts any supply voltage from 1.2 V to 3.6 V. This allows for universal low-voltage bidirectionaltranslation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes.

The SN74AVC8T245 design enables asynchronous communication between data buses. The devicetransmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logiclevel at the direction-control (DIR) input. One can use the output-enable(OE) input to disable the outputs so the buses are effectivelyisolated.

In the SN74AVC8T245 design, VCCA supplies the control pins (DIRand OE).

This device specification covers partial-power-down applications usingIoff. The Ioff circuitry disables the outputs whenthe device is powered down. This inhibits current backflow into the device which prevents damage tothe device.

The VCC isolation feature ensures that if eitherVCC input is at GND, both ports are in the high-impedance state.

To ensure the high-impedance state during power up or power down, tieOE to VCC through a pullup resistor; thecurrent-sinking capability of the driver determines the minimum value of the resistor.

Features

  • Qualified for Automotive Applications
  • AEC Q100 Test Guidance With the Following Results:
    • Device Temperature Grade 1: –40°C to +125°C Ambient Operating Temperature Range
    • Device HBM ESD Classification Level H2
    • Device CDM ESD Classification Level C3B
  • Control Inputs VIH and VIL Levels Are Referenced to VCCA Voltage
  • VCC Isolation Feature – If Either VCC Input Is at GND, All I/O Ports Are in the High-Impedance State
  • Ioff Supports Partial Power-Down-Mode Operation
  • Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.4-V to 3.6-V Power-Supply Range
  • I/Os Are 4.6-V Tolerant
  • Maximum Data Rates
    • 170 Mbps (VCCA  < 1.8 V or VCCB  < 1.8 V)
    • 320 Mbps (VCCA  ≥ 1.8 V and VCCB  ≥ 1.8 V)
  • Latch-Up Performance Exceeds 100 mA per JESD 78, Class II

All trademarks are the property of their respective owners.

Parametrics
StatusACTIVE
SubFamilyDirection controlled voltage translation
Technology FamilyAVC
Bits8
VCC3.6
FeaturesPartial power down (Ioff)^Over-voltage tolerant inputs^Output enable^Output damping resistors
RatingAutomotive
Package GroupTSSOP|24
Package size: mm2:W x L (PKG)[pf]24TSSOP[/pf]: 50 mm2: 6.4 x 7.8 (TSSOP|24)
ICCA static current0.015
ICCB static current0.015
Static Current
Schmitt Trigger