The CDC208 contains dual clock-driver circuits that fanout one input signal to four outputs with minimum skew for clock distribution (see Figure 2). The device also offers two output-enable (OE1\ and OE2\) inputs for each circuit that can force the outputs to be disabled to a high-impedance state or to a high- or low-logic level independent of the signal on the respective A input.
Skew parameters are specified for a reduced temperature and voltage range common to many applications.
The CDC208 is characterized for operation from -40°C to 85°C.
EPIC is a trademark of Texas Instruments Incorporated.
Status | ACTIVE |
SubFamily | Single-ended |
Additive RMS jitter | N/A |
Output frequency | 60 |
Input level | TTL |
Number of outputs | 8 |
Output level | CMOS |
VCC | 5 |
VCC out | 5 |
Input frequency | 60 |
Operating temperature range | -40 to 85 |
Package Group | SOIC|20 |
Package size: mm2:W x L (PKG) | [pf]20SO[/pf]: 98 mm2: 7.8 x 12.6 (SO|20) |
Rating | Catalog |
Approx. price | 6.41 | 1ku |