DAC5687 - Dual-Channel, 16-Bit, 500-MSPS, 1x-8x Interpolating Digital-to-Analog Converter (DAC)

The DAC5687 is a dual-channel 16-bit high-speed digital-to-analog converter (DAC) with integrated 2×, 4×, and 8× interpolation filters, a complex numerically controlled oscillator (NCO), onboard clock multiplier, IQ compensation, and on-chip voltage reference. The DAC5687 is pin-compatible to the DAC5686, requiring only changes in register settings for most applications, and offers additional features and superior linearity, noise, crosstalk, and PLL phase noise performance.

The DAC5687 has six signal processing blocks: two interpolate-by-two digital filters, a fine frequency mixer with 32-bit NCO, a quadrature modulation compensation block, another interpolate-by-two digital filter, and a coarse frequency mixer with f_S/2 or f_S/4. The different modes of operation enable or bypass the signal processing blocks.

The coarse and fine mixers can be combined to span a wider range of frequencies with fine resolution. The DAC5687 allows both complex or real output. Combining the frequency upconversion and complex output produces a Hilbert transform pair that is output from the two DACs. An external RF quadrature modulator then performs the final single-sideband upconversion.

The IQ compensation feature allows optimization of phase, gain, and offset to maximize sideband rejection and minimize LO feedthrough for an analog quadrature modulator.

The DAC5687 includes several input options: single-port interleaved data, even and odd multiplexing at half-rate, and an input FIFO with either external or internal clock to ease the input timing ambiguity when the DAC5687 is clocked at the DAC output sample rate.

Products containing the "DAC5687" keyword are: DAC5687 , DAC56871 , DAC56871PZP , DAC5687EVM , DAC5687EVM , DAC5687IPZP , DAC5687IPZP , DAC5687IPZPG4 , DAC5687IPZPG4 , DAC5687IPZPR , DAC5687IPZPR. , DAC5687IPZPRG4 , DAC5687LPZP , DAC5687MPZPEP , DAC5687MPZPEP

• 500 MSPS
• Selectable 2×-8× Interpolation
• On-Chip PLL/VCO Clock Multiplier
• Full IQ Compensation Including Offset, Gain, and Phase
• Flexible Input Options:
  • FIFO With Latch on External or Internal Clock
  • Even/Odd Multiplexed Input
  • Single Port Demultiplexed Input
• Complex Mixer With 32-Bit NCO
• Fixed Frequency Mixer With f_S/4 and f_S/2
• 1.8-V or 3.3-V I/O Voltage
• On-Chip 1.2-V Reference
• Differential Scalable Output: 2 mA to 20 mA
• Pin Compatible to DAC5686
• High Performance
  • 81-dBc ACLR WCDMA TM1 at 30.72 MHz
  • 72-dBc ACLR WCDMA TM1 at 153.6 MHz
• Package: 100-Pin HTQFP
• APPLICATIONS
  • Cellular Base Transceiver Station Transmit Channel
    • CDMA: W-CDMA, CDMA2000, TD-SCDMA
    • TDMA: GSM, IS-136, EDGE/UWC-136
    • OFDM: 802.16
  • Cable Modem Termination System

PowerPAD is a trademark of Texas Instruments.
Excel is a trademark of Microsoft Corporation.
Matlab is a trademark of The MathWorks, Inc.
All other trademarks are the property of their respective owners.