The ADS62P19 is part of a family of dual-channel, 11-bit, analog-to-digital converters (ADCs) with sampling rates up to 250 MSPS. The device combines high dynamic performance and low power consumption in a compact QFN-64 package. This functionality makes the device well-suited for multi-carrier, wide-bandwidth communication applications.
The ADS62P19 has gain options that can be used to improve spurious-free dynamic range (SFDR) performance at lower full-scale input ranges. The device includes a dc offset correction loop that can be used to cancel ADC offset. Both double data rate (DDR) low-voltage differential signaling (LVDS) and parallel complementary metal oxide semiconductor (CMOS) digital output interfaces are available.
Although the device includes internal references, the traditional reference pins and associated decoupling capacitors are eliminated. Nevertheless, the device can also be driven with an external reference. The device is specified over the industrial temperature range (–40°C to +85°C).
Products containing the "ADS62P19" keyword are: ADS62P19EVM , ADS62P19EVM , ADS62P19IRGCR , ADS62P19IRGCR , ADS62P19IRGCT , ADS62P19IRGCTAll trademarks are the property of their respective owners.
Status | ACTIVE |
SubFamily | High-speed ADCs (>10MSPS) |
Resolution | 11 |
Sample Rate | 250 |
Number of input channels | 2 |
INL | |
SNR | 65.9 |
SFDR | 88 |
Power consumption | 1250 |
Interface | DDR LVDS^Parallel CMOS |
Architecture | Pipeline |
Operating temperature range | -40 to 85 |
Rating | Catalog |
Package Group | VQFN|64 |
Package size: mm2:W x L (PKG) | [pf]64VQFN[/pf]: 81 mm2: 9 x 9 (VQFN|64) |
Approx. price | 35.00 | 1ku |
Analog input BW | 700 |