The ADS54J64 device is a quad-channel, 14-bit,
1-GSPS, analog-to-digital converter (ADC) offering wide-bandwidth, 2x oversampling and highSNR. The ADS54J64 supports a JESD204B serial interface with data rates up to 10 Gbps with one laneper channel. The buffered analog input provides uniform impedance across a wide frequency range andminimizes sample-and-hold glitch energy. The ADS54J64 provides excellent spurious-free dynamicrange (SFDR) over a large input frequency range with very low power consumption. The digital signalprocessing block includes complex mixers followed by low-pass filters with decimate-by-2 and -4options supporting up to a 200-MHz receive bandwidth. The ADS54J64 also supports a 14-bit, 500-MSPSoutput in DDC bypass mode.
A four-lane JESD204B interface simplifies connectivity, allowing high system integrationdensity. An internal phase-locked loop (PLL) multiplies the incoming ADC sampling clock to derivethe bit clock that is used to serialize the 14-bit data from each channel.
Products containing the "ADS54J64" keyword are: ADS54J64EVM , ADS54J64EVM , ADS54J64IRMP , ADS54J64IRMP , ADS54J64IRMPT , ADS54J64IRMPTAll trademarks are the property of their respective owners.
Status | ACTIVE |
SubFamily | High-speed ADCs (>10MSPS) |
Resolution | 14 |
Sample Rate | 1000^500 |
Number of input channels | 4 |
INL | |
SNR | 69 |
SFDR | 86 |
Power consumption | 2500 |
Interface | JESD204B |
Architecture | Pipeline |
Operating temperature range | -40 to 85 |
Rating | Catalog |
Package Group | VQFN|72 |
Package size: mm2:W x L (PKG) | [pf]72VQFN[/pf]: 100 mm2: 10 x 10 (VQFN|72) |
Approx. price | 596.45 | 100u |
Analog input BW | 1000 |