The SN74AHCT126 device is a quadruple bus buffer gate featuring independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is low. When OE is high, the respective gate passes the data from the A input to its Y output.
To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.
Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.
Status | ACTIVE |
SubFamily | Non-Inverting buffer/driver |
Technology Family | AHCT |
VCC | 5.5 |
Bits | 4 |
Voltage | 5 |
F @ nom voltage | 110 |
tpd @ Nom Voltage | 8.5 |
ICC @ nom voltage | 0.02 |
IOL | 8 |
IOH | -8 |
Rating | HiRel Enhanced Product |
Operating temperature range | -40 to 125 |
Package Group | SOIC|14 |
Package size: mm2:W x L (PKG) | [pf]14SOIC[/pf]: 52 mm2: 6 x 8.65 (SOIC|14) |
Approx. price | 0.38 | 1ku |